Introduction
The printing technologies for printed electronics can in general be classified as either 'Subtractive' or 'Additive' processes. Subtractive-based processes, including Laser Ablation [1] and Photolithography [2] , are presently dominant, and largely resembles and leverages on present-day conventional silicon-based processing, involving a series of additive (deposition) and subtractive (etching, lift-off, etc.) steps. The primary shortcoming of this process is the complexity of the steps thereof -they involve highly specialized processing (and associated expensive/sophisticated equipment and infrastructure), including the use of corrosive chemicals for the subtractive steps. Not unexpectedly, the ensuing Subtractive-based printed electronics is un-green (use of corrosive chemicals), not-on-demand, un-scalable (printing sizes are limited to wafer-size due to the specialized equipment, e.g. 200mm and 300mm), and high-cost (including high wastage of chemicals, in part due to etching/lift-off, etc.). In this sense, Subtractive-based printed electronics somewhat contravene the often-touted merits of printed electronics: green, on-demand, scalable and low-cost.
At this juncture, several Fully-Additive processes have been reported [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] , where the steps strictly involve depositions only (without etching or lift-off) -each printed layer is deposited on layer-upon-layer to realize transistors, passive components (resistors, capacitors and inductors) and interconnections thereto. It is instructive to note that the denotation 'Fully-Additive' used herein explicitly stipulates that all processing steps in the process are strictly depositions. There is somewhat a misnomer to the denotation 'Additive' because several reported processes e.g. [1] were inadvertently deemed 'Additive' when some of the printing steps therein are subtractive.
Not unexpectedly, in these processes, some of the same aforesaid shortcomings of Subtractivebased processes apply. Reported hitherto Fully-Additive-based printed electronics are uncompetitive when compared to their Subtractive-based counterparts due their low printed semiconductor carrier-mobility, thereby further and severely limiting the ensuing applications to even lower speed.
In this paper, we propose a Fully-Additive printing process that circumvents the aforesaid shortcomings of state-of-the-art Fully-Additive processes, rendering the ensuing Fully-Additive printed circuits/systems competitive to Subtractive-based processes in terms of carrier-mobility and the ability to print complex circuits/systems including transistors, passive components (capacitors, resistors and inductors) and two metal-interconnect layers on flexible substrates (such as plastic films, e.g. polycarbonate film [14] ). Hence, the ensuing printed electronics from the proposed Fully-Additive printing process feature the aforesaid often-touted merits of printed electronics. The proposed process features the ability of realizing complex circuits/systems on flexible plastic films -hence highly competitive to the substantially more complex and expensive Subtractive-based processes. The printing herein is a screen printing process similar to that ubiquitously used for printing multiple-colored prints on tee-shirts, and the equipment and facilities used are largely the same (save the chemicals and curing steps) -low-cost and unsophisticated. The proposed Fully-Additive printing process features high semiconductor carrier-mobility (~1.5cm 2 /Vs, which is ~3x higher than state-of-the-art; see Table II later) and capable of printing passive components (capacitors, resistors and inductors), and two metalinterconnect layers. The range of the values of the printed capacitors, resistors and inductors are large: respectively 224pF/cm 2 to 1.1nF/cm 2 , 3.3kΩ/ to 800kΩ/ and 1µH to 8µH with quality factor Q of 2; Q of 2 is sufficient for many applications, including RFID. These large ranges are desirable for sake of generality for the efficacious design and realization of analog and mixedsignal circuits/systems.
On the basis of the proposed Fully-Additive screen printing process, three fundamental analog (a proposed and two conventional differential amplifiers) circuits and a mixed-signal (4-bit digital-to-analog converter (DAC)) circuit are demonstrated. Of specific interest in terms of circuit design, we propose to employ a novel positive-cum-negative feedback for the proposed amplifier to simultaneously improve the gain (>14dB higher than the conventional FullyAdditive three-stage amplifier of equivalent hardware and printed area), and mitigate the effects of process variations (reduced to 5% of the Fully-Additive conventional amplifiers). The 4-bit DAC, on the other hand, is competitive to the state-of-the-art Subtractive-based DAC (realized on plastic film) in terms of supply voltage and resolution; speed would also be competitive if the channel length is scaled accordingly. Overall, we show that despite our analog and mixed-signal circuits realized by means of a Fully-Additive process, they are highly competitive when compared to reported circuit counterparts based on the substantially more complex and expensive Subtractive-based processes.
Fully-Additive Printing Technology
The overall spirit of the proposed screen printing process is low-cost and simplicity (including processing steps, chemicals used, and the associated equipment (and infrastructure)), yet high performance (in terms of high carrier-mobility, capability to print complete circuits/systems on plastic films, and in terms of ensuing circuits/systems parameters) when compared to the substantially more expensive and complex state-of-the-art Subtractive-based processes.
The adopted structure of the printed transistor is the conventional bottom-gate-bottomcontact structure [15] depicted in the top left of Fig. 1(a) . The materials/chemicals are readily available, and process is low temperature, <120°C. The associated equipment and infrastructure are also simple, including a screen printer, an ultra violet (UV) light source and a slot die coater.
The proposed printing method encompassing the printing of Layers 0-5 is summarized in Table I below.
The typical input-output and output characteristics of our printed p-type transistor are depicted in Fig. 2 The high I on /I off ratio is desirable for realizing robust digital circuits/systems [16] [17] [18] [19] .
To circumvent the severe low carrier-mobility problem, we propose two innovations. The first innovation involves modifying the electrode-semiconductor interface. In our process, silver is used as the electrode material largely because screen-printable silver paste is readily available and its electrical and thermal conductivities are high. However, a major drawback of silver is its low work function, Φ Ag =4.7eV. Specifically, as the HOMO (highest occupied molecule orbital)
of TIPS-Pentacene (Φ TIPS-PEN =5.28eV) is relatively high and Φ Ag relatively low, the overall work function is poorly matched, resulting in high injection barrier, hence low carrier-mobility. To mitigate this mismatch, we propose [14] to increase the silver work function by immersing the printed drain and source into PFBT (Pentafluorobenzenethiol) solution. This PFBT treatment increases the silver work function from Φ Ag =4.7eV to Φ Ag =5.35eV, a level in the vicinity of
The second innovation involves a proposed printing step for the semiconductor. Specifically, we propose the use of the slot die coater [14] instead of the reported inkjet [3, 7, 8] , spin coating [5] , drop casting [11] , etc. to print the TIPS-Pentacene semiconductor layer. It is interesting to note that although slot die coating is commonly used for printing the active materials for solar cells, to our knowledge, this is the first application for printed transistors [14] . The advantage of using a slot die coater is that the crystal formation of the TIPS-Pentacene is well controlled by the coating direction so that the crystal grain boundaries are decreased, thereby facilitating the flow of electrons between the source and drain of the transistor.
Passive elements (resistors, capacitors and inductors) can likewise be Fully-Additive printed, and all circuit elements interconnected by at least two metal-interconnect layers. In the case of resistors, we use a blend of high (Dupont 5036 [20] ) and low (Dupont 7082 [20] ) resistivity materials to obtain a reasonably large range of printed resistor resistivities. By means of this composition blending, the ensuing resistivities of the printed resistors range from 3.3kΩ/ to 800kΩ/.
In the case of capacitors, a large range of capacitances is likewise desirable. To obtain this,
we employ a multiple dielectric-layer structure, similar to the double MIM-cap in silicon processes [21] . Fig. 3 depicts the cross-section of a Fully-Additive triple dielectric-layer (four metal layers) printed capacitor. Depending on the number of dielectric layers, the capacitance ranges from 224pF/cm 2 (for single dielectric-layer) to 1.1nF/cm 2 (for quintuple dielectric-layer).
In the case of Fully-Additive inductors, the inductance ranges from 1µH to 8µH with Q = 2 at 10MHz. Although the Q factor is relatively low, the printed inductor is nevertheless sufficient for many applications, including the 13.56MHz RFID.
Fully-Additive Printed Analog and Mixed-Signal Circuits
In this section, several printed analog and mixed-signal circuits based on the proposed FullyAdditive process are demonstrated, including a proposed and two conventional differential amplifiers, and a DAC.
Fully-Additive printed differential amplifiers
The general desirable attributes of an amplifier include high gain and high gain-bandwidth.
In the context of printed electronics, amplifier designs are challenging because of the low semiconductor carrier-mobility (>10 3 x lower than silicon), absence of n-type transistors (particularly for Fully-Additive processes and in most Subtractive-based processes), and high process variations; due to the absence of n-type transistors, established gain-boosting methods such as cascode topologies used in silicon-based designs are inapplicable here. Several reported gain boosting methods [22] [23] [24] in printed electronics employ zero-V GS connected transistors (transistors in the cut-off region) as the active load. From a practical printed electronics perspective, this practice is avoided here because of the ensuing high sensitivity of the amplifier parameters (including gain and output common-mode voltage, etc.) to process variations -a serious drawback. This is because the impedance of zero-V GS connected transistors is very sensitive to process variations, largely due to poor matching. Thus diode-connected transistors are preferred to serve as the active load to overcome the process variations although the gain is degraded. Fig. 4 depicts the schematic, microphotograph, measured and simulated characteristics of a diode load inverter at supply voltage of 60V, the maximum gain is ~9dB.
To circumvent these challenges and drawback, we propose a differential amplifier embodying a novel positive-cum-negative feedback path. The positive feedback path serves to significantly increase the gain whilst the negative feedback path reduces the output commonmode sensitivity of the amplifier. It is interesting to note that positive feedback is usually avoided in silicon-based amplifier designs due to the increased possibility of instability.
However, positive feedback herein is appropriate due to the low (relative to silicon) carriermobility (hence low gain) where the possibility of instability is virtually negligible. To put the attributes of the proposed amplifier design in perspective, Table III benchmarks the proposed amplifier (Fully-Additive process) against reported state-of-the-art differential amplifiers (all based on Subtractive processes) on flexible substrates; note that amplifiers based on Fully-Additive process are not included as to the best of our knowledge, they are hitherto unreported. It is apparent from this table that the proposed amplifier features a high gain despite its realization based on the proposed simple low-cost Fully-Additive process. Further, the reported relatively high gain amplifiers [22] [23] [24] are based on zero-V GS connected load, which as delineated earlier, are disadvantageous as they are very sensitive to process variations.
Nevertheless, although the bandwidth of the proposed amplifier is somewhat modest due to the low-cost 'tee-shirt' printing equipment, the proposed amplifier remains highly competitive for printed electronics.
Fully-Additive printed Digital to Analog Converter
We further demonstrate the feasibility of realizing a Fully-Additive printed mixed-signal circuit, embodying both analog and digital circuits, passive elements (capacitors) and two metalinterconnect layers. Fig. 7 (a) and (b) respectively depict the schematic and microphotograph of the 4-bit DAC whose architecture is based on the well-established binary-weighted chargeredistribution architecture. This architecture is chosen for its hardware simplicity (low transistor count) and independence of transistor matching (instead, capacitor-matching dependent); note that the matching of printed capacitors is more precise than printed transistors.
There are two major design challenges in the DAC design. First, the low operation speed due to the low semiconductor carrier-mobility, and second, the large parasitic capacitance associated with the printing process, particularly when the capacitors is a single-dielectric layer capacitor;
for sake of printing simplicity, we adopt the single-dielectric layer capacitor here. In this case, the specific capacitance (capacitance per unit area) of C 1 -C 4 in Fig. 7(a) and the parasitic capacitance of printed transistors and that due to the overlap of the top and bottom interconnections is largely the same. In this first realization, the binary weighted capacitors are realized simply by scaling their sizes herein; scaling by means of multiple unit-sized capacitors will be described in a separate paper.
To mitigate these two design challenges, we propose to exploit some of parasitic capacitors so that the capacitors used herein are minimal. Specifically, the three parasitic capacitors between Buffer and Gnd nodes, as depicted in Fig. 7(b) , are exploited to collectively function as Fig. 7(a) . The other capacitors (C 1 -C 4 ) are thereafter scaled in size accordingly. In this fashion, the 'free' (parasitic) capacitances are not only exploited but define the minimum capacitance for the binary-weighted capacitor array; the 'usual' alternative is a deliberate C 5 which would otherwise need to be scaled to be much larger than the parasitics, thereby resulting in a substantially larger overall capacitor array. As the consequent capacitors in the DAC are now relatively small, the required printed area is reduced and speed of the DAC improved. To put the attributes of the proposed DAC in perspective, Table IV has been shown to feature significantly higher gain and significantly lower susceptibility to process variations compared to conventional amplifiers realized using the same Fully-Additive process, and highly competitive to amplifiers realized using Subtractive processes. The performance of the DAC has also been shown to be highly competitive. [27] , estimated based on the reference [28] by the same authors Table IV 
